Login / Signup

Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core.

Nazar Abbas SaqibFrancisco Rodríguez-HenríquezArturo Díaz-Pérez
Published in: FPL (2003)
Keyphrases
  • single chip
  • fpga implementation
  • pattern recognition
  • data processing
  • low power
  • hardware implementation
  • low cost
  • real time
  • digital images
  • general purpose