Timing verification using statically sensitizable paths.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1990)