Low-power two's-complement multiplication based on selective activation.

Panagiotis Sakellariou Vassilis Paliouras

Published in: ICECS (2012)

Keyphrases

low power
low cost
power consumption
high speed
single chip
high power
wireless transmission
digital signal processing
cmos technology
logic circuits
vlsi architecture
low power consumption
signal processing
vlsi circuits
power reduction