Formal Verification of Safety Properties in Timed Circuits.

Marco A. Peña Jordi Cortadella Enric Pastor Alex Kondratyev

Published in: ASYNC (2000)

Keyphrases

formal verification
model checking
model checker
automated verification
symbolic model checking
bounded model checking
timed automata
knowledge representation
programming language
test set
analog vlsi
program slicing