An Improved Hardware Architecture for modulo without Multiplication.

Ryan Swann James E. Stine

Published in: MWSCAS (2020)

Keyphrases

hardware architecture
hardware implementation
hardware architectures
floating point
field programmable gate array
processing elements
associative memory
real time
machine learning
computer vision
image segmentation
pattern recognition
artificial neural networks
parallel algorithm