Login / Signup

A high-throughput, low power architecture and its VLSI implementation for DFT/IDFT computation.

Shen-Fu HsiaoWei-Ren Shiue
Published in: ICASSP (1999)
Keyphrases