Login / Signup

A modified method of logical effort for FinFET circuits considering impact of fin-extension effects.

Archana PandeyPitul GargShobhit TyagiRajeev RanjanAnand Bulusu
Published in: ISQED (2018)
Keyphrases