Login / Signup
Reducing test time with processor reuse in network-on-chip based systems.
Alexandre M. Amory
Érika F. Cota
Marcelo Lubaszewski
Fernando Gehm Moraes
Published in:
SBCCI (2004)
Keyphrases
</>
computer systems
high speed
design process
high end