Login / Signup
Design and performance evaluation of a 2D-mesh Network on Chip prototype using FPGA.
Luofeng Geng
Gaoming Du
Duoli Zhang
Minglun Gao
Ning Hou
Yu-Kun Song
Published in:
APCCAS (2008)
Keyphrases
</>
d mesh
design process
single chip
low cost
high speed
hardware architecture
signal processing
hardware design
computer vision
wireless sensor networks
d objects
network on chip