Login / Signup

A refinement calculus for VHDL.

Peter T. BreuerCarlos Delgado KloosNatividad Martínez MadridLuis SánchezAndrés Marín
Published in: EURO-DAC (1996)
Keyphrases