Login / Signup
A Processing-In-Memory Implementation of SHA-3 Using a Voltage-Gated Spin Hall-Effect Driven MTJ-based Crossbar.
Chengmo Yang
Zeyu Chen
Published in:
ACM Great Lakes Symposium on VLSI (2019)
Keyphrases
</>
memory management
computational power
real time
data driven
data processing
efficient implementation
parallel processing
hash functions
room temperature
memory requirements
random access
parallel architecture