• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System.

Weiwei ShanWentao DaiLiang WanMinyi LuLongxing ShiMingoo SeokJun Yang
Published in: IEEE J. Solid State Circuits (2020)
Keyphrases
  • bi directional
  • circuit design
  • english chinese
  • wide range
  • high speed
  • associative memory
  • low latency
  • cmos technology
  • motion estimation
  • prefetching
  • low voltage
  • nm technology