Login / Signup
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture.
Young-Su Kwon
Chong-Min Kyung
Published in:
Microprocess. Microsystems (2004)
Keyphrases
</>
partitioning algorithm
analog vlsi
high speed
high density
cmos technology
circuit design
hardware software
reconfigurable hardware
hardware implementation
graph partitioning
evolvable hardware
chip design
image processing
low cost
low power
unsupervised learning
input image