Login / Signup

Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technology.

B. ChungJ. B. Kuo
Published in: ISCAS (2006)
Keyphrases