Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers.

Manish Kumar Jaiswal Ray C. C. Cheung

Published in: FCCM (2012)

Keyphrases

floating point
sparse matrices
square root
fixed point
instruction set
higher order
low cost
memory efficient
parallel architectures
interval arithmetic