Login / Signup
Design of a Highly Parallel Multiple-Valued Linear Digital System for k-Ary Operations Based on Extended Representation Matrices.
M. Ryu
Michitaka Kameyama
Published in:
ISMVL (1995)
Keyphrases
</>
highly parallel
multiple valued
single chip
multi valued
efficient implementation
circuit design
database systems
bayesian networks
general purpose