Login / Signup

A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector.

Zhiqiang HuangBingwei JiangHoward C. Luong
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2018)
Keyphrases
  • high speed
  • sampling algorithm
  • monte carlo
  • sample size
  • random sampling
  • sampling strategies
  • real time
  • decision trees
  • training data
  • face detection
  • skewed data