Static Write Buffer Cache Modeling to Increase Host-Compiled Simulation Accuracy.

Hector Posadas Luis Diaz Eugenio Villar

Published in: DSD (2017)

Keyphrases

high accuracy
error rate
discrete event simulation
data sets
virtual memory
data structure
computational complexity
classification accuracy
data management
simulation models
replacement policy
hit rate
buffer pool
user perceived latency