Exploiting Loop-Level Parallelism with the Shift Architecture.

Clecio Donizete Lima Tadao Nakamura

Published in: SBAC-PAD (2002)

Keyphrases

level parallelism
instruction set
multi core processors
memory bandwidth
parallel processing
real time
management system
general purpose
computer systems
hardware implementation