Minimizing clock latency range in robust clock tree synthesis.

Wen-Hao Liu Yih-Lang Li Hui-Chi Chen

Published in: ASP-DAC (2010)

Keyphrases

high speed
power consumption
wide range
parameter tuning
data sets
data structure
computationally efficient
low latency
duty cycle
real time
databases
case study
response time
robust estimation