User power-delay budget driven PSO based design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis.