Login / Signup

Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems.

Meghvern PathakRahul Shrestha
Published in: VLSID (2023)
Keyphrases