Login / Signup

A PVT Tolerant sub-mA PLL in 65nm CMOS process.

Yi YangLiqiong YangZhuo Gao
Published in: ICECS (2008)
Keyphrases