Login / Signup
A PVT Tolerant sub-mA PLL in 65nm CMOS process.
Yi Yang
Liqiong Yang
Zhuo Gao
Published in:
ICECS (2008)
Keyphrases
</>
three dimensional
data structure
data analysis
transmission electron microscopy
neural network
artificial intelligence
computer vision
image processing
objective function
wireless sensor networks
parallel processing
cmos technology