Sign in
Ultra Low Voltage Sub-100 mV Vdd CMOS.
Snorre Aunet
Published in:
NEWCAS (2021)
Keyphrases
</>
low voltage
design considerations
high speed
cmos technology
power line
random access memory
low power
motion vectors
digital images