Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain.

Guillermo A. Jaquenod Javier Valls Javier Siman

Published in: Int. J. Reconfigurable Comput. (2014)

Keyphrases

real time
computationally efficient
fpga hardware
data sets
image processing
multiscale
source code
computationally expensive