A 500MHz DLL with second order duty cycle corrector for low jitter.

Byung-Guk Kim Kwang-Il Oh Lee-Sup Kim Dae-Woo Lee

Published in: CICC (2005)

Keyphrases

duty cycle
higher order
real time
high speed
database systems
general purpose
data management
power consumption
clock frequency