Towards hybrid last level caches for chip-multiprocessors.

Li Zhao Ravi R. Iyer Mike Upton Don Newell

Published in: SIGARCH Comput. Archit. News (2008)

Keyphrases

higher level
neural network
high density

genetic algorithm
high speed

lower level
levels of abstraction

memory access
vlsi implementation