Login / Signup
A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor.
Dae Hyun Kwon
Young-Seok Park
Woo-Young Choi
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2015)
Keyphrases
</>
data sets
data analysis
raw data
small number
real time
training data
data structure
original data
high speed
data collection
synthetic data
data processing
power consumption
spatial data
database
knowledge discovery
data sources
anomaly detection
missing data
data distribution
low cost
data quality
embedded systems