Login / Signup
Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration.
Martin Straka
Jan Kastil
Zdenek Kotásek
Published in:
DSD (2010)
Keyphrases
</>
fault tolerant
fault tolerance
distributed systems
load balancing
high speed
safety critical
state machine
real time
response time
database
high availability
low cost
software architecture
power consumption