Sign in

A High Throughput Multiplier Design Exploiting Input Based Statistical Distribution in Completion Delays.

Ravi Tej UppuRavi Kanth UppuAdit D. SinghAbhijit Chatterjee
Published in: VLSI Design (2013)
Keyphrases