Reconfigurable Multi-Input Adder Design for Deep Neural Network Accelerators.

Hossein Moradian Sujeong Jo Kiyoung Choi

Published in: ISOCC (2018)

Keyphrases

neural network
design process
case study
pattern recognition
artificial neural networks
neural network model
engineering design
computing systems
evolutionary algorithm
general purpose
data flow
single chip