Login / Signup

A pipeline parallel architecture for a fuzzy inference processor.

Giuseppe AsciaVincenzo Catania
Published in: FUZZ-IEEE (2000)
Keyphrases