Login / Signup

A fast-locking wide-range all-digital delay-locked loop with a starting SAR-bit prediction mechanism.

Chia-Yu YaoYung-Hsiang Ho
Published in: VLSI-DAT (2013)
Keyphrases