Floorplanning for mixed macro block and standard cell designs.

Arun Shanbhag Srinivasa R. Danda Naveed A. Sherwani

Published in: Great Lakes Symposium on VLSI (1994)

Keyphrases

bit rate
macroblock
three dimensional
motion vectors
video coding
inter frame
error concealment