Login / Signup

High-Throughput DTW accelerator with minimum area in AMD FPGA by HLS.

Marco Hormigo-JiménezJavier Hormigo
Published in: DCIS (2023)
Keyphrases