Login / Signup

Gate-size optimization under timing constraints for coupling-noise reduction.

Debjit SinhaHai Zhou
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2006)
Keyphrases