Login / Signup
The Use of Pre-Evaluation Phase in Dynamic CMOS Logic.
A. Rao
Th. Haniotakis
Y. Tsiatouhas
H. Djemil
Published in:
ISVLSI (2005)
Keyphrases
</>
delay insensitive
evaluation process
low cost
high speed
logic programming
power consumption
random access memory
predicate logic
power supply
evaluation methods
evaluation method
modal logic
database
dynamic environments
image processing
learning algorithm
genetic algorithm
information retrieval