Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy.

Vani Prasad Madhav P. Desai

Published in: VLSI Design (2003)

Keyphrases

buffer size
high speed
power dissipation
infrared
optimal strategy
power consumption
search strategy
clock frequency
loss probability
finite buffer