Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP).

Seung Eun Lee Jun Ho Bahn Nader Bagherzadeh

Published in: SBAC-PAD (2007)

Keyphrases

single chip
low cost
circuit design
high speed
chip design
pairwise
power dissipation
micron cmos