1-bit full adder design using next generation semiconductor devices and performance benchmarking at low supply voltages.
S. LakshmanachariSadulla ShaikG. S. R. SatyanarayanaInapudi VasaviVallabhuni VijayChandra Shaker PittalaPublished in: Int. J. Syst. Assur. Eng. Manag. (2024)