Sign in
Pocket Junction-Less Tunnel FET Using Below 5 nm Technology.
Suman Lata Tripathi
Govind Singh Patel
Published in:
Wirel. Pers. Commun. (2020)
Keyphrases
</>
nm technology
power consumption
low power
high speed
power dissipation
chip design
simulation model
low cost
space charge
gallium arsenide