A 16-bit x 16-bit 1.2 μ CMOS multiplier with low latency vector merging.

W. Amendola Jr.Hosahalli R. Srinivas Keshab K. Parhi

Published in: VLSI Design (1995)

Keyphrases

low latency
high speed
random access memory
high throughput
highly efficient
high bandwidth
monitoring system
real time
data sets
search space
mobile devices
low cost
cloud computing
low complexity
stream processing