C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Exploiting On-Chip Heterogeneity of Versal Architecture for GNN Inference Acceleration.
Paul Chen
Pavan Manjunath
Sasindu Wijeratne
Bingyi Zhang
Viktor K. Prasanna
Published in:
FPL (2023)
Keyphrases
</>
inference engine
vlsi implementation
analog vlsi
high speed
host computer
management system
low cost
programmable logic
bayesian networks
belief networks
probabilistic inference
master slave
cmos image sensor
data flow
multithreading
cmos technology