Login / Signup

Low-power on-chip bus architecture using dynamic relative delays.

Maged GhoneimaYehea I. Ismail
Published in: SoCC (2004)
Keyphrases