Login / Signup

System-Level Sub-20 nm Planar and FinFET CMOS Delay Modelling for Supply and Threshold Voltage Scaling Under Process Variation.

Sohaib MajzoubMottaqiallah TaouilSaid Hamdioui
Published in: J. Low Power Electron. (2019)
Keyphrases
  • development process
  • real time
  • neural network
  • low cost
  • high speed
  • transmission line
  • power supply