Formal Verification: A Significant Step Towards Zero Deffect VLSI Design.

François Anceau

Published in: IFIP Congress (1989)

Keyphrases

formal verification
vlsi design
model checking
automated verification
design methodology
model checker
symbolic model checking
bounded model checking
program slicing
neural network
social networks
database systems