Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints.