Login / Signup
Utilizing register transfer level false paths for circuit optimization with a logic synthesis tool.
Tsuyoshi Iwagaki
Takehiro Mikami
Hideyuki Ichihara
Tomoo Inoue
Published in:
APCCAS (2012)
Keyphrases
</>
logic synthesis
logic circuits
heuristic search
multi valued
inductive learning
quantum computing
real time
relational databases
optimization algorithm
genetic algorithm
optimization method
machine learning
image sequences
search space
high speed
first order logic