Login / Signup

A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment.

Debapriya Sahu
Published in: VLSI Design (2002)
Keyphrases