Login / Signup
A reconfigurable parallel FPGA accelerator for the kernel affine projection algorithm.
Xiaowei Ren
Qihang Yu
Badong Chen
Nanning Zheng
Pengju Ren
Published in:
DSP (2015)
Keyphrases
</>
parallel implementation
hardware implementation
dynamic programming
field programmable gate array
detection algorithm
closed form
systolic array
motion estimation
camera calibration
image matching
image processing algorithms
parallel computing
hardware architecture